Defensive Loop Tiling for Multi-core Processors
نویسندگان
چکیده
منابع مشابه
Tools for Performance Optimizations and Tuning of Affine Loop Nests
Multicore processors have become mainstream and the number of cores in a chip will continue to increase every year. Programming these architectures to effectively exploit their very high computation power is a non trivial task. First, an application program needs to be explicitly restructured using a set of code transformation techniques to optimize for specific architectural features, especial...
متن کاملHand Gestures Classification with Multi-Core DTW
Classifications of several gesture types are very helpful in several applications. This paper tries to address fast classifications of hand gestures using DTW over multi-core simple processors. We presented a methodology to distribute templates over multi-cores and then allow parallel execution of the classification. The results were presented to voting algorithm in which the majority vote was ...
متن کاملAutomatic Tiling of “Mostly-Tileable” Loop Nests
Polyhedral compilation techniques have proven to be a powerful tool for optimization of dense array codes. In particular, their ability to tile imperfectly nested loops has provided dramatic speedups by countering limits of memory or network bandwidth. Unfortunately, certain codes, including RNA secondary-structure prediction codes, cannot be tiled effectively using the standard tiling algorith...
متن کاملLoop Transformations for Parallel Execution of a Class of Nested Loops on Shared-Memory Multiprocessors
Computationally intensive multi-dimensional integrals involving products of several arrays arise in some computational physics codes modeling electronic properties of semiconductors. This paper develops a framework for optimizing the parallel execution on shared-memory multiprocessors, of a class of nested loop computations motivated by this application domain. The framework addresses the selec...
متن کاملA Domain-Specific Language and Compiler for Stencil Computations on Short-Vector SIMD and GPU Architectures
Stencil computations are an integral part of applications in a number of scientific computing domains, such as image processing and partial differential equations. We describe a domain-specific language for regular stencil computations, that allows specification of the computations in a concise manner. We describe a multi-target compiler for this DSL, that generates optimized code for multi-cor...
متن کامل